Go to main content
Universitat Politècnica de Catalunya
  • Home
  • About HIPICS
  • People
    • Faculty
    • Current PhD Students
    • PostDoc and Research Staff
    • PhD Graduates
  • Publications and theses
    • Overall group activity
    • PhD theses
    • UPCommons E-prints page
  • Research
    • Research topics
    • Active research projects
    • Past research projects
Advanced Search…

Menú

Advanced Search…
  • Home

  • About HIPICS
  • People
    • Faculty
    • Current PhD Students
    • PostDoc and Research Staff
    • PhD Graduates
  • Publications and theses
    • Overall group activity
    • PhD theses
    • UPCommons E-prints page
  • Research
    • Research topics
    • Active research projects
    • Past research projects

  • Log in
High Performance Integrated Circuits and Systems Design Group. HIPICS
  1. Home
  2. Publications and theses
  3. Recent theses
  4. PhD Theses
  5. Files
Files Files associated to PhD theses https://hipics.upc.edu/en/publications/recent-phd-theses/phd-thesis-projects/current https://hipics.upc.edu/++resource++plone-logo.svg

Share:

Files

Files associated to PhD theses

Resum Tesi Juan Felipe Osorio
Energy Harvesting from Human passive Power.pdf

Author: Loreto Mateu | Advisor: Francesc Moll | June 2009

Marc Pons Thesis.pdf

Marc Pins Thesis document

Navigation

  • PhD Theses
    • Files
      • Resum Tesi Juan Felipe Osorio
      • Energy Harvesting from Human passive Power.pdf
      • Marc Pons Thesis.pdf
    • PhD Theses index
    • Digital Noise spectrum characterization and impact on Mixed-Signal ICs design
    • Energy harvesting from Human Passive Power
    • Architectures for Nano-scale low reliability technologies
    • Strategies for built-in characterization testing and performance monitoring of analogue RF circuits with temperature measurements
    • Nueva técnica de estimación del consumo de potencia a alto nivel de descripción
    • Low Power Ultra-Wideband Impulse Radio Transceiver
    • Design of Frequency Divider with Voltage Controlled Oscillator for 60 GHz Low Power Phase-Locked Loops in 65 nm RF CMOS
    • Prediction of the Impact of Substrate Coupled Switching Noise on Frequency Synthesizers, Using High-Level Analysis and Models
    • Layout Regularity for Design and Manufacturability
    • Design of Reconfigurable RF circuits for Self-Compensation
    • Design of broadband inductor-less RF front-ends with high dynamic range for G.hn
  • DRAC

Where we are

Contact

High Performance Integrated Circuits and Systems Design Group

Campus Diagonal Nord, Building C4. C. Jordi Girona, 1-3 08034 Barcelona

Tel.: 93 401 68 46

E-mail: moll@eel.upc.edu

Contact form

© UPC High Performance Integrated Circuits and Systems Design. HIPICS.

  • Powered by genweb UPC
  • Site Map
  • Accessibility
  • Disclaimer
  • Privacy Settings